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(57)	 ABSTRACT
An avalanche photodiode with a nano-scale reach-through
structure comprising n-doped and p-doped regions, formed
on a silicon island on an insulator, so that the avalanche
photodiode may be electrically isolated from other circuitry
on other silicon islands on the same silicon chip as the ava-
lanche photodiode. For some embodiments, multiplied holes
generated by an avalanche reduces the electric field in the
depletion region of the n-doped and p-doped regions to bring
about self-quenching of the avalanche photodiode. Other
embodiments are described and claimed.
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NANO-MULTIPLICATION REGION
AVALANCHE PHOTODIODES AND ARRAYS
PRIORITY CLAIM
This application claims the benefit of U.S. Provisional
Application No. 60/964,645, filed 14 Aug. 2007.
GOVERNMENT INTEREST
The invention claimed herein was made in the performance
of work under a NASA contract, and is subject to the provi-
sions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title.
FIELD
The present invention relates to imaging arrays and ava-
lanche photodiodes.
BACKGROUND
Avalanche photodiodes are used in imaging arrays, where
each pixel in an imaging array comprises an avalanche pho-
todiode and associated circuitry. In many applications, it may
be desirable for an imaging array to exhibit little cross-talk
between pixels, to be easily manufactured, to have relatively
high quantum efficiency, and to have low dark current. It may
also be desirable to provide fast quenching of the avalanche
current.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG.1 illustrates a cross sectional view of an imaging pixel
and avalanche photodiode with associated circuitry accord-
ing to an embodiment.
FIG. 2 illustrates an embodiment at a circuit level.
FIGS. 3A through 3I illustrate processing steps according
to an embodiment.
DESCRIPTION OF EMBODIMENTS
In the description that follows, the scope of the term "some
embodiments" is not to be so limited as to mean more than
one embodiment, but rather, the scope may include one
embodiment, more than one embodiment, or perhaps all
embodiments.
FIG. 1 illustrates a simplified cross sectional view or slice
of an imaging pixel and avalanche photodiode according to an
embodiment. For ease of illustration, the various components
illustrated in FIG. 1 are not drawn to scale. The components
illustrated in FIG.1 are formed on a wafer. For some embodi-
ments, portions of this wafer may be removed, where remain-
ing portions of the wafer are indicated by numeric label 102.
Formed on the wafer is buried insulator layer 104, which may
be silicon dioxide, for example. Regions 106, 108, and 110
represent intrinsic silicon. The sides of these intrinsic silicon
semiconductor regions are doped to form p+ regions, labeled
112, 114,116, and 118 in FIG. 1. Regions 114 and 116 serve
as an anode for the avalanche photodiode, and regions 112
and 118 serve as guard layers for other circuit components
that may be integrated on the same wafer.
Region 120 is p-doped silicon, and region 122 is heavily
n-doped silicon. p-region 120 introduces a high potential
gradient, leading to a relatively thin multiplication region,
and n-region 122 is the cathode for the avalanche photodiode.
Polysilicon cap (or pad)124 is a thin n+ region to help protect
2
cathode n-region 122 from erosion during metal silicon alloy-
ing. Under usual operation, the avalanche diode is reverse
biased, so that cathode 122 is held at a higher potential than
anode regions 114 and 116.
5 Dashed arrow 126 pictorially illustrates front illumination
of the avalanche photodiode, whereas dashed arrows 128
illustrate back illumination. Electron-hole pair generation
due to an absorbed photon occurs in intrinsic silicon region
108, as pictorially represented by hole 130 and electron 132.
io As electrons are swept through the depleted regions within
active regions 120 and 122, the relatively high electric field
contributes to avalanche generation of more electron-hole
pairs.
In practice, embodiments may comprise a plurality of
15 regions of the type illustrated by region 108, where each
region includes n and p doped layers (e.g., 122 and 120)
forming an avalanche photodiode; and embodiments may
comprise a plurality of regions of the type illustrated by
regions 106 and 110 for forming circuits to support the ava-
20 lanche photodiodes. As a result, an embodiment may include
an array of such avalanche photodiodes and supporting cir-
cuitry.
A region of the type 108 may be viewed as a first type of
silicon island, used for providing avalanche photodiodes; and
25 a region of the type 106 or 110 may be viewed as a second type
of silicon island, used for providing circuits in support of the
avalanche photodiodes. For example, formed on silicon
island 110 is a MOSFET (Metal-Oxide-Semiconductor-
Field-Effect-Transistor) comprising doped regions 134 and
30 136 to form a source and a drain, and polysilicon region 138
to form a gate. Next to gate 138 is insulator material 140,
which may be silicon dioxide, for example, which are some-
times referred to as sidewall spacers when used as a mask for
forming LDD (Lightly Doped Drain) devices.
35 The silicon islands are insulated from each other by insu-
lator layer 142, which may be silicon dioxide, for example.
This results in a silicon-on-insulator (SOI) structure for an
embodiment, which is expected to help mitigate crosstalk
between photo pixels in an embodiment comprising an array
40 of avalanche photodiodes and associated circuitry. Isolation
of the silicon islands allows for a pixel to detect ultra-low light
while its neighboring pixels may be illuminated by strong
light. Also, it is expected that blooming photo-carriers gen-
erated in one pixel should not invade into its neighboring
45 pixels as may be the case in some prior art imagers. Additional
passivation layers may be formed on top of the structures
indicated in FIG. 1, as well as other layers comprising inter-
connects, but for ease of illustration such additional layers are
not shown.
50 For some embodiments, a typical thickness for a silicon
island may be in a range of 5 to l Oµ, but other embodiments
may utilize silicon islands with different thicknesses, such as
for example a thickness of up to 200µ or more. For some
embodiments, the active regions making up an avalanche
55 photodiode may be centered about their respective silicon
island (e.g. 108). For some embodiments, a typical diameter
for the structure comprising p-region 120 and n-region 124
maybe about 0.1 µ, where this dimension is denoted by "D" in
FIG. 1; and a typical height of the resulting structure (which
60 includes some of intrinsic silicon region 108) may be about
0.5 to 1.Oµ, where this dimension is denoted by "H" in FIG. 1.
For some embodiments, the doping concentration of p-doped
layers 112, 114, 116, and 118 may be about 1 * 10 19 cm3 , with
a thickness of about 0.1 to 0.2µ.
65 With buried oxide layer 104 substantially planar, the linear
dimension along the direction indicated by "D" may be
thought of as a linear dimension parallel to the plane defined
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by buried oxide layer 104, whereas the linear dimension	 reactive ion etching. For some embodiments, the diameter of
along the direction indicated by "H" may be thought of as	 nano-pillar 302 is about O.lµ, with a height of about 0.5 to
being perpendicular to the linear dimension indicated by "D". 	 1.Oµ. (These dimensions are given only to provide an
Stated more colloquially, "D" denotes a linear dimension in	 example, but other embodiments may have different sized
the horizontal direction, and "H" denotes a linear dimension 5 components.) FIG. 3C illustrates surface oxidation and field
in the vertical direction.	 oxide formation to provide field oxide 134 and 136. FIG. 3D
Embodiments are expected to have relatively high quan- 	 illustrates deep trenches 304 and 306, which may be formed
tum efficiency and fill factor, leading to a relatively high
	
by using deep reactive ion etching. The anode regions, such as
sensitivity. For front illuminated embodiments, with a pixel
	
for example 114, may be formed by boron doping on the
pitch of 10µ, a fill factor of between 60% to 70% should be io sidewalls of the silicon islands. Because the top surfaces have
achievable with today's state-of-the-art technology. This 	 been oxidized, the doping occurs on the sidewalls. FIG. 3E
relatively high fill factor value is partially due to the relatively 	 illustrates anti-reflectance dielectric material 142, e.g., sili-
small cathode size, as well as the elimination of circuitry that 	 con dioxide. In FIG. 3F, the tip of nano-pillar 302 is exposed
would otherwise be needed for quenching. For back illumi- 	 by chemical mechanical polishing (CMP). With nano-pillar
nation, the fill factor may be between 90% to 95% with 15 302 exposed, in FIG. 3G implantation of boron and arsenic in
today's state-of-the art technology.	 nano-pillar 302 is used to form p-region 120 and n-region
With the nano-scale dimensions for regions 120 and 122, 	 (cathode)122, respectively, followed by forming polysilicon
there is a separation of the avalanching structure (the deple- 	 124 on top of nano-pillar 302. FIG. 3H illustrates fabrication
tion region formed by regions 120 and 122) from the photon 	 of a MOSFET on silicon island 110, and FIG. 3I represents
absorption region (e.g., 108). This allows for a larger absorp- 20 metallization layers. In the particular embodiment of FIG. 3I,
tion thickness to increase quantum efficiency. 	 element 304 is a plug (usually tungsten) used to introduce a
Regarding the latter issue, embodiments are expected to 	 lead out for electrical connection.
have what may be described as a self-quenching capability.	 An embodiment avalanche photodiode on a silicon island,
This self-quenching capability comes about because of the 	 as illustrated in FIG. 1, may be integrated on a silicon chip
nano-scale dimensions structure of an embodiment avalanche 25 with other embodiment avalanche photodiodes on other sili-
photodiode. Because of the relatively small volume of the 	 con islands to provide an array of imaging pixels, each with
reach-through structure provided by region 120, the multiply- 	 supporting circuitry on silicon islands, were each of the sili-
ing holes generated in an avalanche is expected to signifi- 	 con islands are electrically isolated from one another, except
cantly reduce the electric field generated by the depletion 	 for intended interconnects among the avalanche photodiodes
region in regions 120 and 122, thereby mitigating the ava-  so and supporting circuitry.
lanche. Simulation experiments have shown that for some	 Various modifications may be made to the described
embodiments, self-quenching may take place in about 10 	 embodiments without departing from the scope of the inven-
picoseconds.	 tion as claimed below. For example, the dimension denoted
A pixel circuit for an avalanche photodiode according to an	 by "D" in FIG. 1 was referred to as a diameter, which may
embodiment is illustrated in FIG. 2, where an avalanche pho- 35 imply that nano-pillar 302 in FIG. 3B is cylindrical in shape.
todiode is shown as diode 202. As seen in FIG. 2, the pixel 	 However, there is no requirement that nano-pillar 302 be
circuit is relatively simple because additional circuitry is not 	 cylindrical in shape. Furthermore, it is to be understood that
needed for quenching due to the self-quenching attribute of 	 the term "cylindrical" does not necessarily imply a perfect
avalanche photodiode 202. There are two working states, 	 cylinder, but rather a structure which is relatively cylindrical
depending upon the position of switch 204. When switch 204 40 in shape, depending upon the particular silicon process used
is connected to node 206, the pixel circuit is configured into 	 to etch a pillar type structure. For example, for some process-
what may be termed a high voltage state to perform photon 	 ing techniques, the shape of nano-pillar 302 may be some-
counting. (The voltage at node 206 is higher than the voltage	 what random in nature, and may only approximate a cylinder.
at node 208.) When switch 204 is connected to node 208, the	 Accordingly, the dimension denoted by "D" may be consid-
pixel circuit is configured into what may be termed a low 45 ered a linear dimension, but not necessarily a diameter.
voltage state for conventional operation. The voltage at node
208 is lower than the breakdown voltage of avalanche photo- 	 What is claimed is:
diode 202.	 1. An article of manufacture comprising:
Also shown in the circuit of FIG. 2 is reset transistor 210, 	 a first insulator region, the first insulator region substan-
row selection transistor 212, column bus 214, and transistor 50	 tially planar; and
216, the latter serving as a follower or buffer. Components 	 a first silicon island formed on the first insulator region and
210, 212, 214, and 216 are standard components used in pixel 	 having a first linear dimension substantially parallel to
array circuits. Their operation is well known, and need not be 	 the first insulator region and a second linear dimension
discussed in detail. The pixel circuit may be formed on silicon 	 substantially perpendicular to the first linear dimension
islands 110 or 106.	 55	 of the first silicon island, the first silicon island having a
A two state pixel circuit, such as illustrated in FIG. 2, 	 pillar formed on the first island, the pillar having a first
allows the pixel to adapt its sensitivity under different illumi-	 linear dimension substantially parallel to the first insu-
nation levels, which is expected to help embodiments achieve 	 lator region and a second linear dimension substantially
a relatively high dynamic range and high contrast. 	 perpendicular to the first linear dimension of the pillar,
FIGS. 3A through 3I illustrate some of the process steps for 60	 wherein the first and second linear dimensions of the
fabricating an embodiment, and these figures share some of 	 pillar are substantially less than the first and second
the same numeric labels used in the embodiment of FIG. 1, 	 linear dimensions of the first silicon island, the pillar
but for ease of illustration not all components are labeled in	 comprising a p-doped silicon region and an n-doped
each process step. FIG. 3A illustrates wafer 102 with buried	 silicon region, wherein the first insulator region is closer
oxide layer 104. In FIG. 313, nano-pillar 302 is formed in 65	 to the p-doped silicon region than to the n-doped silicon
intrinsic silicon 108 using well-known lithography tech-	 region and the first linear dimension of the pillar is not
niques, such as for example electron beam lithography and 	 greater than 0.1 microns.
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2. The article manufacture as set forth in claim 1, wherein
the second linear dimension of the pillar is not greater than 1
micron.
3. The article of manufacture as set forth in claim 1, the first
insulator region comprising silicon dioxide.
4. The article of manufacture as set forth in claim 1, the first
silicon island comprising p-doped sidewalls.
5. An article of manufacture comprising:
• first insulator region, the first insulator region substan-
tially planar;
• first silicon island formed on the first insulator region and
having a first linear dimension substantially parallel to
the first insulator region and a second linear dimension
substantially perpendicular to the first linear dimension
of the first silicon island, the first silicon island having a
pillar formed on the first island, the pillar having a first
linear dimension substantially parallel to the first insu-
lator region and a second linear dimension substantially
perpendicular to the first linear dimension of the pillar,
wherein the first and second linear dimensions of the
pillar are substantially less than the first and second
linear dimensions of the first silicon island, the pillar
comprising a p-doped silicon region and an n-doped
silicon region, wherein the first insulator region is closer
to the p-doped silicon region than to the n-doped silicon
region and the first silicon island comprises p-doped
sidewalls;
• second silicon island comprising p-doped sidewalls; and
• second insulatorregion adjacent to the p-doped sidewalls
of the first and second silicon islands, and formed on at
least a portion of the first and second silicon islands to
electrically isolate the first silicon island from the sec-
ond silicon island.
6. The article of manufacture as set forth in claim 5, the
second silicon island comprising a transistor.
7. The article manufacture as set forth in claim 5, the first
insulator region and the second insulator region comprising
silicon dioxide.
8. The article of manufacture as set forth in claim 5,
wherein the first linear dimension of the pillar is not greater
than 0.1 microns.
9. The article of manufacture as set forth in claim 8,
wherein the second linear dimension of the pillar is not
greater than 1 micron.
10. An article of manufacture comprising:
• first insulator region, the first insulator region substan-
tially planar; and
• first silicon island formed on the first insulator region and
having a first linear dimension substantially parallel to
the first insulator region and a second linear dimension
substantially perpendicular to the first linear dimension
of the first silicon island, the first silicon island having a
pillar formed on the first island, the pillar having a first
linear dimension substantially parallel to the first insu-
lator region and a second linear dimension substantially
perpendicular to the first linear dimension of the pillar,
6
wherein the first and second linear dimensions of the
pillar are substantially less than the first and second
linear dimensions of the first silicon island, the pillar
comprising a p-doped silicon region and an n-doped
5	 silicon region, wherein:
the first insulator region is closer to the p-doped silicon
region than to the n-doped silicon region, and
the n-doped silicon region and the p-doped silicon region
form a depletion region having an electric field, wherein
10 multiplied holes generated in the n-doped silicon region
and the p-doped silicon region during an avalanche
reduce the electric field so as to automatically cease the
avalanche.
11. The article of manufacture as set forth in claim 10,
15 wherein the multiplied holes reduce the electric field to cease
the avalanche within about 10 picoseconds.
12. An article of manufacture comprising:
• first insulator region, the first insulator region substan-
tially planar;
20 a first silicon island formed on the first insulator region and
having a first linear dimension substantially parallel to
the first insulator region and a second linear dimension
substantially perpendicular to the first linear dimension
of the first silicon island, the first silicon island having a
25 pillar formed on the first island, the pillar having a first
linear dimension substantially parallel to the first insu-
lator region and a second linear dimension substantially
perpendicular to the first linear dimension of the pillar,
wherein the first and second linear dimensions of the
30 pillar are substantially less than the first and second
linear dimensions of the first silicon island, the pillar
comprising a p-doped silicon region and an n-doped
silicon region; wherein the first insulator region is closer
to the p-doped silicon region than to the n-doped silicon
35	 region; and
• polysilicon n-doped cap formed on the n-doped silicon
region.
13. The article of manufacture as set forth in claim 12,
further comprising:
40	 a reset transistor connected to the polysilicon n-doped cap;
• follower transistor having a gate connected to n-doped
silicon region; and
• row selection transistor connected to the follower tran-
sistor.
45	 14. The article of manufacture as set forth in claim 13,
further comprising:
• second silicon island comprising p-doped sidewalls,
where the reset transistor, the follower transistor, and the
row selection transistor are formed on the second silicon
50	 island; and
• second insulator region adj acent to the p-doped sidewalls
of the first and second silicon islands, and formed on at
least a portion of the first and second silicon islands to
electrically isolate the first silicon island from the sec-
55	 and silicon island.
